**Second Edition**

# **Digital Electronics Drill**

**Test Drill I** *S*olutions **Test Drill II**

A K Tripathi MD, Mechasoft Publishers and Educators and Asstt. Prof. Electronics Engineering Department IERT, Degree Division, Allahabad (INDIA)



Mechasoft Publishers, Allahabad (INDIA)





# **Digital Electronics Drill Test Drill I**





Q2. 
$$
x^2 + 2x + 3 + (x - 2)^2 + 2(x - 2) + 1 = 3 \times 16 + 6 \Rightarrow 2x^2 = 50
$$

$$
x = \pm 5
$$

Choose positive integer value of *x=5.*

**Q3.(a)** The necessary and sufficient conditions for a function to be self dual are *(i)the function must be neutral .Afunction with equal number of max terms and min terms, is said to be neutral .*

 *(ii) the function must not contain mutually exclusive terms . The term*  $X = a b c$  and the term  $Y = a b c$  *obtained by complementing each literal, are said to be mutually exclusive .* 

*Only*  $f_1 = x$  and  $f_4 = xy + xy = y$  *satisfy these conditions.* 

$$
f_1(x, y, z) = x = \sum (4, 5, 6, 7)
$$
 and  $f_4(x, y, z) = y = \sum (2, 3, 6, 7)$ 



**Q5.(d)** 
$$
T_{\text{CLK}}=1/(20\times10^6) = 0.05 \,\mu s = 50 \,\text{ns}
$$
  
Let the counter state be defined as *dcba* with *d* as MSB.



As demonstrated below, the counter counts normally from dcba = 0000 to 0111 until clock 7. At the  $8<sup>th</sup>$  clock 'a' transits from 0 to 1 before 'd' transits from 0 to 1. There by , the counter skips the state dcba =1000.



Q 6. 
$$
1 \times R^{1} + 1 \times R^{0} + 2(R+1)^{1} + 3(R+1)^{0} = 1 \times R^{2} + 0 \times R^{1} + 2R^{0}
$$

$$
R^{2} - 3R - 4 = 0 \Rightarrow R = -1 \text{ or } 4; R \text{ can not be negative. } R = 4
$$

**Q7.(d)**  $(26)_{16} \equiv (0010 \ 0110)$ ,  $(36)_{16} \equiv (0011 \ 0110)$ ,  $(A6)_{16} = (1010 0110)$ , and  $(37)_{\rm s} = (011 \ 111)$ , The only negative number in 2's complement is  $(A6)_{16} = (1010 \ 0110)_{2} = -(90)_{10}$ 

**Q8.(c)** The output of NOR gate is

 $x = (a + b + c) + a$  bc = a + b + c + bc = a + b + c = a b c

The input values  $a=b=c=0$  will force the LED to glow.

**Q9.(c)** The machine is mod 2 counter for p =0 and mod 3 counter for p=1. It is self starting in the sense that it goes to valid counting sequence for any initial state.









**Q11.(b)** Dividing a binary number by 6 ,is not possible by bit shifting.



**Q13.(a)** Inverting each bit and incrementing the result is equivalent to finding 2's complement.  $(-124)_{10} \equiv (1, 0000100)_{2}$  in 2's complement and 2's complement of (1,0000100), is 0,1111100.

#### **Q14.(d)**



*M=1 when input X has pattern '1110'* Þ

**Q15.** The clock period must be  $>$  (D FF delay + maximum combinational circuit delay +D) FF setup time)

 $T_{\text{CLK}}$  > [15 + (35+10+25)+15] or  $T_{\text{CLK}}$  > 100 ps CLK frequency  $\leq$  [100 ps]<sup>-1</sup> = 10 GHz

#### **Test Drill I** *S*olutions











**Q19.(b)** F =(AD)C+(AD)C+(AD).1+ ADB  $=\overline{A}\overline{C}\overline{D}+\overline{A}CD+A\overline{D}+ABD$ UseK'map toget minimal SOP expression  $F = \overline{A}CD + \overline{CD} + AB + A\overline{D}$ 



F CD CD CD CD AB AB AB  $\overline{AB}$  $\setminus 1$  $\sqrt{1}$ 17351<br>||{| 1||  $(1)$ 1 1  $1 \perp 1 \perp 1$ 1

 $λ=4$ 





**Q21.(d)**



- **Q24.(c)** The circuit is designed to do the subtraction operation, that is,  $X Y$ . For  $z = 1$ ,  $S_3S_2S_1S_0 = 0000$ , that is,  $X - Y = 0$  or  $X = Y$ .
- **Q25.(b)** Output frequency =  $f<sub>in</sub>$  divided by  $5 \times 8 \times 10 = 400$ .

 $1$  | 0 |  $\times$  |  $\times$ 

 $\overline{X}_1\overline{X}_2$ 

$$
\frac{f_{in}}{400} = 30 \times 10^3 \text{ and } f_{in} = 400 \times 30 \times 10^3 \text{ Hz} = 12 \text{ MHz}
$$







# **Digital Electronics Drill**

# **Test Drill II**







**Q2.(b)** For  $t_{\text{dily}} = 0$  and considering only set up time constraints while ignoring hold time violations, the path from Q<sub>1</sub> to D<sub>2</sub> involves worst case delay =  $2 \times t_{d,max}$  of INV +  $t_{ca,max}$  + $t_{su}$  =  $2 \times 1 + 1 + 2 = 5$ ns and there fore, the clock period  $T_{CK} \geq 5ns$ .  $f_{\text{CLK, max}} = (1/5) \times 10^{-9} \text{ Hz} = 200 \text{ MHz}.$ 

The shortest delay from  $Q_2$  to  $D_1$  is  $t_{eq,min}$  of  $FF2 + t_{d,min}$  of  $INV = 0.5 + 0.5 = 1$ ns. There fore, there is hold time violation at input  $D_1$  of  $\overline{FF1}$ . While  $D_1$  should be held constant for hold time,  $t_h = 1.5$ ns,  $Q_2$  should not be allowed to arrive at  $D_1$ .

To eliminate this hold time violation at  $D_1$ , it is required to delay  $Q_2$  at least by 0.5ns so that Q, arrives at  $D_1$  at least after 1.5 ns. This can be achieved by delaying CLK to FF2  $by 0.5$ ns.Thus,  $t_{\text{div,min}} = 0.5$ ns.

**Q3.(b)**

$$
8 \times 1
$$
 MUX configuration gives

$$
f = a + \overline{a} + \overline{b} + \overline{c} = a + \overline{a} + \overline{c} = a + \overline{c}
$$
  
\n
$$
f_1 = \overline{a} + \overline{a} + \overline{c} = \overline{a} + \overline{c} \neq f
$$
  
\n
$$
f_2 = \overline{a} + \overline{b} + \overline{a} + \overline{b} + \overline{c} + \overline{b} + \overline{a} + \overline{b} = \overline{a} + \overline{c} + \overline{a} + \overline{b} + \overline{b} = \overline{a} + \overline{a} + \overline{a} + \overline{b} + \overline{a} + \overline{b} + \overline
$$





**Q4.(d)**  $0100011010_2 = 282_{10}$ and  $v_0 = (5/1025) \times 282 = 1.3756 \text{ V} \neq 2.82 \text{ V}$ . **Q5.(d)**







 The circuit is mod -7 counter without built in self-starting feature. From state  $Q_1 Q_2 Q_3$ = 111, there is no ongoing **.**



**Q7.** Let  $v_0 = v_2$  for  $b_3 b_2 b_1 b_0 = 0100$  and  $v_0 = v_1$  for  $b_3 b_2 b_1 b_0 = 0010$ . Then,  $v_2 = 2v_1$  will ensure that circuit acts as a 4-bit DAC. For  $b_3b_2b_1b_0 = 0100$ ,  $v_0 = v_2 = v_R \times (R_1/2R)$ For  $b_3b_2b_1b_0=0010$ ,  $v_0=v_1$  is calculated as follows.

$$
\frac{-V_{R} - V}{R} = \frac{V}{2R} + \frac{V}{r} \Rightarrow V = \frac{-2rV_{R}}{2R + 3r}
$$
\n
$$
\frac{0 - v_{1}}{R_{1}} = \frac{V}{r} \Rightarrow v_{1} = -\frac{R_{1}}{r} \left[ \frac{-2rV_{R}}{2R + 3r} \right]
$$
\n
$$
= \frac{2R_{1}V_{R}}{2R + 3r}
$$
\n
$$
v_{2} = 2v_{1} \Rightarrow \frac{R_{1}V_{R}}{2R} = \frac{4R_{1}V_{R}}{2R + 3r} \Rightarrow \frac{r}{R} = k = 2
$$
\n
$$
V = \frac{V}{2R + 3r}
$$
\n
$$
V = \frac{2R_{1}V_{R}}{2R + 3r} \Rightarrow V = \frac{1}{2R + 3r} \Rightarrow V = \frac{1}{2R + 3r}
$$





**Q8.** Step size,  $S = 1.5/2^4 = 0.09375V$  and  $1.0/0.09375 = 10.66$ . One step below,  $(10)_{10} = (1010)_{2}$  and digital reading  $(1010)_{2}$  represents  $10\times0.09375 = 0.9375$ V. Error = 1.0 – 0.9375 = 0.0625V = 62.5mV.

**Q9.(b)**  $f (a, b, c) = S_0 (a b + a b) + S_0 (b + c)$ ;  $S_0 = a$ **Q10.(c)** decimal | Inputs | Output  $= \overline{a}(\overline{a} \overline{b} + a \overline{b}) + a \overline{b} \overline{c} = \overline{a} \overline{b} + a \overline{b} \overline{c}$ Use K' map to get  $f' = ab + bc + ab$  $f = (f')' = ab + bc + ab$  $=(a+b)(b+c)(a+b)$ 







**Q11.(c)** The gate equivalent circuit is





S=A, R=B, Q=C and  $\overline{Q}$  = D



Note : The state diagram is the part of **Q12***.This has not been printed in the book . Inconvenience is regretted.*





**Q13.(c)** A table of transition from *Q* (present state) to  $O^+$  (next state) as per inputs *J* and *K* of *JK* flip flop together with required *T* input of *T* flip flop for corresponding state transition , is demonstrated below.



Also, T = out =  $JK.I_0 + JK.I_1 + JK.I_2 + JK.I_3$  $T = JKQ + JKQ + JKQ + JKQ = (JK).0 + (JK)Q + (JK)Q + (JK).1$ Compare to get  $I_0 = 0, I_1 = Q, I_2 = Q$  and  $I_3 = I$ 

**Q14.(d)** The design of NOR gate demands *4* PMOS transistors in series and *4* NMOS transistors in parallel .The on resistance of a MOSFET is inversely proportional to W/L ratio . Each PMOS transistors should have W/Lratio equal to *4p*so that the delay of NOR gate is equal to that of basic inverter .

 The design of NAND gate demands *4* NMOS transistors in series and *4* PMOS transistors in parallel. In order that the delay of NAND gate is equal to that of basic inverter , the W/Lratio of each NMOS transistor should be *4n.*

 In the basic CMOS inverter , the W/Lratio *' p '* of PMOS transistor is about 2 - 3 times the W/L ratio '*n'* of NMOS transistor so that the two transistors have equal on resistance. Therefore, the NOR gate requires the area much larger than the NAND gate.



It is apparent from the waveforms sketched just above, that the outputs  $Q_1$  and  $Q_2$  are oscillatory in nature but the duty ratio at Q, is  $(4/5) \times 100 = 80\%$  and that at Q, is  $(1/5) \times 100 = 20\%$ . The average power dissipated in resistor  $5k\Omega$  is

$$
P_{av}
$$
 = Peak Power × (duty cycle at Q<sub>1</sub>) =  $\frac{5^2}{5k\Omega} \times 0.8 = 4mW$ 







The waveform at node *Z* has duty cycle =  $0.25/2 = 0.125$ The average power dissipated in 360 $\Omega$  resistor is  $P_{av} = (3.5^2 / 360) \times 0.125 \text{W} = 4.25 \text{mW}$ 

#### **Corrigendum:**

In fig., the NAND gate should be AND gate . In answer key of Q16, read 4.25 instead of 8.5.Inconvenience is regretted

$$
Q17.(c) \quad X = \overline{A} \overline{B}.0 + \overline{A}B.1 + A \overline{B}.0 + AB.A = AB + \overline{A}B = B
$$
  
 
$$
Y = \overline{C}X + C.C = B \overline{C} + C = B + C
$$

**Q18.(c)** The functionality is  $4 \times 1$  MUX with  $b_1b_0$  as select lines,  $a_0$  to  $a_3$  as data lines and f as output line.





$$
Q19.(a)
$$

$$
\phi(x_1, x_2, x_3) = x = x_1 x_2 + x_1 x_3
$$
  
\n
$$
\phi(a, b, c) = y_1 = a\overline{b} + \overline{ac}
$$
  
\n
$$
y_2 = \phi(y_1, a, \overline{b + \overline{c}}) = y_1 \overline{a} + \overline{y_1(b + \overline{c}})
$$
  
\n
$$
= (a\overline{b} + \overline{a}\overline{c})\overline{a} + \overline{a\overline{b} + \overline{ac}}\cdot\overline{b}c = \overline{ac} + a\overline{b}\cdot\overline{ac}\cdot\overline{bc}
$$
  
\n
$$
= \overline{ac} + (\overline{a} + b)(a + c)\overline{b}c = \overline{ac} + [\overline{ac} + ab + bc]\overline{b}c = \overline{ac} + \overline{abc}
$$
  
\n
$$
y = y_2 \overline{b} + \overline{c} = y_2 \overline{bc} = \overline{(\overline{ac} + \overline{abc})\overline{bc}} = \overline{abc} = a + b + \overline{c}
$$

$$
\begin{array}{c|cc}\nx & \overline{x}_2 \overline{x}_3 & \overline{x}_2 x_3 & x_2 x_3 & x_2 \overline{x}_3 \\
\hline\n\overline{x}_1 & 0 & \boxed{1 & 1} & 0 \\
\hline\nx & \boxed{1 & 1} & 0 & 0 \\
\hline\nx = x_1 \overline{x}_2 + \overline{x}_1 x_3\n\end{array}
$$





Q20.(d)  $X = \overline{abc} = \overline{abd} \overline{abd} \overline{abc} = \overline{abc} + \overline{abd} + abd + abc$ 



The LED turns on when  $X = 0$  and this is true *when input is greater than 2 but less than 13*.



Q21.(b) 
$$
X = (a \oplus b)\overline{(b \oplus c)}c = (a \overline{b} + a \overline{b})(\overline{bc} + bc)c
$$
  
=  $(a \overline{b} + a \overline{b})bc = a \overline{b}c$ 

For  $abc = 011$ , the transistor terms on and so only the LED.

### **Q22.** As demonstrated below, total time for a successful addition operation = *18ns.*



**Q23.(d)**  $f = \overline{Z} D + Z B = \overline{Z} (\overline{X}Y + X\overline{Y}) + Z \overline{X}Y$ For  $Z = 1$ ,  $f = 0$  indicates either  $X = 0$  and  $Y = 0$  or  $X = 1$  and  $Y = 0/1$ .

**Q24.(d)** In fact, the input  $x = 0111$  is correctly matched to output  $y = 0011$ .





**Q25.(b)** *The input C changes from 1 to 0 while inputs A, B and D remain unchanged.*







accelerating pace of learning MECHASOFT PUBLISHESRS



# **Publishers and Educators**